please finish the states transitions of processes p1 and p2, bus, memory address directory and memory for a directory-based protocol for the instructions listed in the step column. note, memory addresses a1 and a2 map to the same cache block. both processes do not have either a1 or a2 cached before the execution. and we use write-back cache protocol.