In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the data path have the following latencies: IF 250ps
ID 350ps
EX 150ps
MEM 300ps
WB 200psAlso, assume that instructions executed by the processor are broken down as follows:Alu 45%
Beq 20%
Lw 20%
Sw 25%



Answer :